A 1.67 pJ/Conversion-step 8-bit SAR-Flash ADC Architecture in 90-nm CMOS Technology

Anil Khatak, Manoj Kumar, and Sanjeev Dhull

Abstract—A novice advanced architecture of 8-bit analog to digital converter is introduced and analyzed in this paper. The structure of proposed ADC is based on the sub-ranging ADC architecture in which a 4-bit resolution flash-ADC is utilized. The proposed ADC architecture is designed by employing a comparator which is equipped with common mode current feedback and gain boosting technique (CMFD-GB) and a residue amplifier. The proposed 8 bits ADC structure can achieve the speed of 140 megasamples per second. The proposed ADC architecture is designed at a resolution of 8 bits at 10 MHz sampling frequency. DNL and INL values of the proposed design are -0.94/1.22 and -1.19/1.19 respectively. The ADC design dissipates a power of 1.24 mW with the conversion speed of 0.98 ns. The magnitude of SFDR and SNR from the simulations at Nyquist input is 39.77 and 35.62 decibel respectively. Simulations are performed on a SPICE based tool in 90 nm CMOS technology. The comparison shows better performance for this proposed ADC design in comparison to other ADC architectures regarding speed, resolution and power consumption.

Keywords—Analog to Digital Converter (ADC), Successive Approximation Register(SAR), Common Mode Current Feedback Gain Boosting (CMFD-GB), Residue Amplifier(RA), Spurious-free dynamic range (SFDR), Integral Non-Linearity (INL), Differential Non-Linearity (DNL)

I. INTRODUCTION

ATA converter circuits are one of the crucial and in-Utegral components of the electronics domain as it is through these devices that an interface is established between analogous and digital world [1]. Almost every field of electronic domain entails the services of these data converters by cautiously stipulating their specific parameter [2], [3]. Various applications necessitate different features, for example, biomedical applications need very high accuracy ADC which dissipates limited power with small die area while the ADC utilized in digital communication demands extremely high speed of conversion [4], [5]. Portable electronic and multimedia systems devices operating on batteries require extra energy potent ADCs with full bandwidth. Initially, the conventional ADCs are designed by only considering their conversion speed. These conventional fast ADCs suffer from the issues like high parasitic capacitance and large power

A. Khatak is with Faculty of Biomedical Engineering, GJUS&T, Hisar, Haryana, India (e-mail: khatak10anil@gmail.com, https://orcid.org/0000-0001-9103-0210).

Manoj Kumar is with Faculty of USICT, Guru Gobind Singh Indraprastha University, New Delhi, India (e-mail: manojtaleja@yahoo.com).

Sanjeev Dhull is with Faculty of ECE, GJUS&T, Hisar, Haryana, India (e-mail: sanjeevdhull2011@yahoo.com).

dissipation which ultimately makes them least applicable in the shallow power ultra-deep sub-micron range [6], [7]. To cope up with these specific requisites, the designers of these data converters should cautiously design and fabricate these devices by considering the factors like speed, resolution, accuracy and power [8].

Successive approximation register (SAR), flash, sigma-delta and pipelined are the most prevalent ADC architectures that are frequently employed in various electronics fields [9]. Applications which necessitates high operation speed employs flash and pipelined ADCs structure while the applications which entail very high resolution with optimum power dissipation utilize sigma-delta ADC [10], [11]. The predominant among these architectures is successive approximation register ADC (SAR). Its broad applicability lies in the fact of its architectural simplicity and mid resolution range with moderate power utilization. However, ADC (SAR) is slightly unfit for the applications which require very high speed with high resolution [12], [13]. The count of significant components like comparators, encoders/decoders, pre-amplifiers, registers increases exponentially as the designers go for higher resolution and fast speed [14], [15].

A reinvigorate advanced architecture of 8-bit ADC is proposed and endowed in this work. The proposed structure is simulated with the comparator employing gain boosting technique with common mode current feedback (CMFD-GB) [16], [17]. A residue amplifier is employed for improving the signal strength inside the segmented DAC capacitor rail [18]. Simulations on the proposed 8-bit ADC structure are then executed in 90 nanometres CMOS technology at supply voltages of 0.7 volts. The results are recorded and compared at different channel lengths and different temperatures. Results for the proposed design with CMFD-GB comparator shows the excellent speed with stable linearity (DNL and INL) values with slightly more power exhaustion.

The further assemblage of the paper is as follows. The details regarding the composition of the architecture with the significant components of proposed 8-bit ADC is exemplified in the next segment. Thereafter the recorded results and their analysis are presented. The comparison and conclusion are then given in the end with references.

II. CIRCUIT DESCRIPTION

Figure 1 represents the comprehensive structure of the proposed 8-bit ADC. This proposed architecture is carved out





Fig. 1. Architecture of proposed 8-Bit Analog To Digital Converter

by coalescing a flash-ADC with a SAR-ADC. High-speed of flash-ADC and low power and good resolution of SAR-ADC is exploited by this proposed ADC design [19], [20].The flash-ADC is designed in a cosy manner for achieving high speed in the proposed design. On the cost of mild high power consumption and circuit complexity higher sampling speed is attained through this proposed design as compared to the general SAR-ADC structure. The initial conversion is executed by flash-ADC which determines top most significant bits and reduce the range which easily get converted through segmented DAC. The segmented DAC architecture constitute of two section where first is associated with flash-ADC and second with SAR. An equal strength of the signal is maintained by appropriately adjusting a residue amplifier in between these two sections [18]. This initial phase reduces the



Fig. 2. Architecture of a flash ADC (4-Bit).

input voltage range for SAR-ADC which effectively performs the rest of the task. The significance of the proposed ADC architecture includes good resolution and optimum power consumption with improvements in speed and accuracy [19], [20], [21]. The complete block architecture of flash-ADC having a four-bit resolution is represented in figure 2 [3], [22]. The composite structure of flash ADC of 4-bit resolution incorporates one Track and hold circuit, a resistance ladder for reference voltage, five differential Pre-amplifiers, seven comparators, three 4:1 and one 2:1 multiplexer with one multiplexer-based encoder at the output segment. The track and hold, pre-amplifier, half adder and multiplexer blocks are structured by utilizing complementary MOS technology [23], [24].



Fig. 3. (a) Bottom plate switch (b) 2-Bit Binary to Thermal Decoder.

It is through this top plate switch the capacitor rail get charged to the respected references. The structure of the bottom plate switch is detailed in figure 3(a). A 4-bit binary to thermal decoder is utilized in the proposed design. For simplification figure 3(b) illustrates the schematic of the 2-bit binary thermal decoder (BTD) circuit [25].

The comparator and DAC are classified as an essential and significant component in analog to digital data converter circuits [26]. Comparator equipped with common-mode feedback (current) with gain boosting techniques (CMFD-GB) is utilized for designing the ADC architecture [17], [27]. Figure 4(a) illustrates the entire construction of the comparator (CMFD-GB) structure employed in designing this proposed 8-bit ADC



Fig. 4. (a) Design of CMOS CMFD-GB comparator. (b) Comparator waveforms.

circuit. The comparator is designed by utilizing the current mode feedback along with gain boosting technology [17], [28], [29]. An additional gain boosting block is attached at the output segment which ultimately enhance the output gain. The output waveforms of the comparator is depicted in figure4(b). A residue amplifier is employed for maintaining the equal signal strength through out capacitor rail in the segmented DAC. The utilization of 4-bit BTD has subsequently increases the



Fig. 5. (a) Residue Amplifier. (b) Input and output waveforms.

capacitor count in the capacitor rail which in turn decrease the signal strength as it travel to the comparator input. Thus the need of residue amplifier arises as it effectively maintain the signal strength in the capacitor rail which leads to correct ADC conversion [30], [31]. Figure 5(a) illustrates the schematic of

the residue amplifier and figure 5(b) shows its corresponding waveforms. Figure 6 delineates the block level structure of a



Fig. 6. Successive Approximation Register.

successive approximation register (SAR). This SAR structure constitutes of 10 delay type flip-flops which are in two rails one above the other. SAR block provides an interface between comparator and bottom plate switches [32].



Fig. 7. Mux Based Encoder.

An encoder which utilizes multiplexers for encoding the output bits of flash ADC (4-bit) is illustrated in figure7. It is present in the last segment of flash ADC (4-bit) which is a significant block of the proposed ADC structure. Eleven 2:1 multiplexer is deployed for structuring its architecture. A error bit corrector is utilized at the the output segment of proposed ADC which is illustrated in figure 8. It comprises of 7 half adders which are designed in CMOS technology. It helps in removing the redundancy in the ADC output bits [33], [34].



Fig. 8. Bit error corrector.

III. RESULTS

The results of the proposed 8-bit ADC design are observed, recorded and analyzed in this section. Transient and AC analysis is executed on the proposed design by varying the performance parameters with Monte Carlo simulations techniques at 0.7 V supply voltage with 10 megahertz sampling frequency. Ideally, 90 nanometres channel-length and 1 µm



Fig. 9. Input waveforms.

channel-width are deployed as the MOS devices dimension. Figure9 illustrates the input waveforms of proposed ADC design and the corresponding output waveforms are shown in figure 10.



Fig. 10. Seven-bit output waveforms.

Table I illustrates the power dissipation and the conversion

speed of the proposed ADC architecture at different channelwidth. An alteration of 1 μ m to 4 μ m in the channel-width is done and then the variations in the parameters are recorded.

 TABLE I

 Power consumption (PC) and conversion time (CT) at different channel-widths (W)

$W(\mu m)$	PC (mW)	CT (ns)
1.0	1.24	0.98
1.5	1.74	43.31
2.0	2.41	100.72
2.5	2.89	101.15
3.0	3.43	101.16
3.5	5.17	101.01
4.0	5.46	100.26

The proposed ADC architecture dissipates maximum power of 1.24 mW at 1 μ m channel-width with the conversion time of 0.98 ns. Table II displays the alteration in power consumption, current drawn(maximum) and the conversion speed at different temperatures. The temperature is altered from 20° C to 50° C

TABLE II POWER CONSUMPTION (PC), CURRENT DRAWN (CD), CONVERSION TIME (CT) AT DIFFERENT TEMPERATURES

Temp	PC (mW)	CD (mA)	CT (ns)
20°	1.33	1.90	0.39
25°	1.24	1.77	0.98
30°	1.17	1.67	0.66
35°	1.11	1.59	0.63
40°	1.52	2.17	0.45
45°	1.48	2.12	0.74
50°	1.31	1.88	0.99

and then the disparities in the parameters are recorded. The proposed architecture draws a minimum current of 1.59 mA by consuming the power of 1.11 mW at 35° C with the conversion



Fig. 11. (a)) Rise time (ns) (b) Fall time (ns).

speed of 0.63 ns. The maximum current of 2.17 mA is drawn

at 40° C while dissipating the power of 1.52 mW with a conversion time of 0.45 ns. Figure 11 (a) and (b) demonstrates the time duration of the rising edge and falling edge of the seven output bits of the proposed ADC architecture at different temperatures. The temperature is varied from 20° C to 55° C. A stable pattern of time duration for all seven output bits is



Fig. 12. Calculated error.

observed after simulations. The typical range for the rise time and fall time lies within 0 to 1 nanosecond. Figure 12 depicts the magnitude of error which is calculated by subtracting the calculated values from the observed. The error lies within the range of -5.83 to 6.76.

$$DNL = [(V_i + 1 - V_i)/V_l sb] - 1$$
(1)

$$INL = \left[\left[V_i - V_0 \right] / V_l sb(ideal) \right] - i \tag{2}$$

Equation1 and 2 are utilized for calculating differential nonlinearity (DNL) and integral non-linearity (INL) values of the proposed ADC. Figure 13 represents the DNL values for



Fig. 13. DNL values for proposed ADC architecture.

the proposed architecture. The maximum and minimum DNL values for the proposed design is 1.22 and -0.94 respectively.



Fig. 14. INL values for proposed ADC architecture.

Figure 14 delineates the INL values which have maximum and

minimum values of 1.19 and -1.19 respectively. The FFT plot for the input of 5 megahertz sampled at the rate of 70 MHz



Fig. 15. FFT plot for a 5 MHz input signal at 70 MHz.

is illustrated in figure 15. The calculated magnitude of SFDR and SNR from the simulations at Nyquist input is 39.77 and 35.62 decibel respectively. The variations in the SFDR with



Fig. 16. SFDR at different input frequency.

respect to the input signal frequency is shown in figure 16. It is distinctively observed that the increase in input signal frequency reduces the SFDR magnitude. Figure 17 shows the variations in current drawn, power consumption and conversion time at four process corners (FF, SS, FS, SF).



Fig. 17. Power consumption, current drawn and conversion time vs four process corner. .

The proposed ADC design attains 6.21 ENOB at 5 MHz input. The ENOB is calculated through equation3.

$$ENOB = (SINAD - 1.76dB)/6.02 \tag{3}$$



Fig. 18. Layout of the proposed ADC .

Layout and the placement of the individual blocks of the proposed 8-bit ADC are clearly illustrated figure 18. The layout length and height are 74.5 μ m and 92.4 μ m respectively which gives the total area occupation of 6883.8 μ m square for the proposed ADC. Table III recapitulates the performance excellence of the proposed ADC architecture. The accomplishment and significance of the proposed ADC architecture are detailed in IV by comparing other states of the art ADC's.

IV. CONCLUSIONS

A 8-bit analog to digital converter architecture is proposed and investigated in this paper. Results show improvements regarding to resolution, linearity, speed and power consumption. The proposed design when simulated with CMFD-GB comparator in 90 nm CMOS technology shows optimum power dissipation of 1.24 mW at 0.7 V supply voltage. The maximum/minimum values of DNL and INL measured at nyquist input are -0.94/1.22 and -1.19/1.19 respectively. The SFDR and SNR values at Nyquist input is 39.77 and 35.62 decibel respectively. The ENOB and Figure of merit value at

TABLE III Results summary of proposed ADC architecture

25° CMOS
CMOS
8 Bit
1945
90
0.7
1.24
0.98
10
140
-0.94/1.22
-1.19/1.19
39.77
35.62
6.21
1.67

10 megahertz sampling frequency is 6.21 and 1.67 pJ/step. The sensitivity of the proposed design is further evaluated by simulating the proposed design at different temperatures where the observations shows the least variations for power consumption and conversion time. With these parametric values along with the abilities of calibration the proposed ADC architecture find a perfect space in Ultra Deep Submicron technologies where low- power, high-speed along with accuracy are significant factors for design.

FUNDING:

This research work received no external funding.

CONFLICTS OF INTEREST/COMPETING INTERESTS

There is no conflict of interest among the authors regarding to the publication of this paper.

AVAILABILITY OF DATA AND MATERIAL:

The data used to support the findings of this study are included within the paper.

REFERENCES

- [1] Y. Zhou, B. Xu and Y. Chiu, "A 12-b 1-GS/s 31.5-mW Time-Interleaved SAR ADC With Analog HPF-Assisted Skew Calibration and Randomly Sampling Reference ADC," *IEEE Journal of Solid-State Circuits* 54, 8, 2207-2218, (2019).https://doi.org/10.1109/JSSC.2019.2915583.
- [2] D. Oh, J. Kim, D. Jo, W. Kim, D. Chang and S. Ryu, "A 65-nm CMOS 6-bit 2.5-GS/s 7.5-mW 8 × Time-Domain Interpolating Flash ADC With Sequential Slope-Matching Offset Calibration," *IEEE Journal of Solid-State Circuits* 54, 1, 288-297,(2019).https://doi.org/10.1109/JSSC.2018.2870554.
- [3] A. Wu, J. Wu, and J. Huang, "Energy-efficient switching scheme for ultra-low voltage SAR ADC.", *Analog Integr Circ Sig Process* 90, 507–511, (2017).https://doi.org/10.1007/s10470-016-0892-0
- [4] M. Guo, J. Mao, S. Sin, H. Wei and R. P. Martins, "A 1.6-GS/s 12.2-mW Seven-/Eight-Way Split Time-Interleaved SAR ADC Achieving 54.2-dB SNDR With Digital Background Timing Mismatch Calibration,"*IEEE Journal of Solid-State Circuits* 55, 3,693-705, (2020).https://doi.org/10.1109/JSSC.2019.2945298.
- [5] M. Davidovic, G. Zach, H. Zimmermann, "An 11-bit successive approximation analog-to-digital converter based on a combined capacitor-resistor network.", *Elektrotech. Inftech.* 127, 98–102, (2010).https://doi.org/10.1007/s00502-010-0704-7

TABLE IV Comparison

	Technology CMOS (nm)	Supply voltage (V)	Resolution (Bits)	Power consumption	Speed
[35]	65	1.0	10	18.9 mW	1 GS/s
[36]	180	1.2	6	20 mW	2.3 GS/s
[37]	180	1.8	10	5.0 mW	50 Ms/s
[38]	180	1.8	10	5.23 mW	100 Ms/s
[39]	180	0.4	10	30.4 nW	10-Ks/s
[40]	180	1.8	12	10.08 mW	50-Ms/s
[41]	180	3	10	590 µW	1-Ms/s
Proposed ADC	90	0.7	8	1.24 mW	140-Ms/s

- [6] D. Chang, W. Kim, M. Seo, H. Hong, and S. Ryu, "Normalized-Full-Scale-Referencing Digital-Domain Linearity Calibration for SAR ADC.", *IEEE Transactions on Circuits and Systems I: Regular Papers.* 64, 2, 322-332 (2017).https://doi.org/10.1109/TCSI.2016.2612692
- [7] M. Shim et al., "Edge-Pursuit Comparator: An Energy-Scalable Oscillator Collapse-Based Comparator With Application in a 74.1 dB SNDR and 20 kS/s 15 b SAR ADC", *IEEE Journal of Solid-State Circuits* 52, 4, 1077-1090, (2017).https://doi.org/10.1109/JSSC.2016.2631299
- [8] D. Zhang and A. Alvandpour, "A 12.5-ENOB 10-kS/s Redundant SAR ADC in 65-nm CMOS", *IEEE Transactions* on Circuits and Systems II: Express Briefs 63, 3, 244-248, (2016).https://doi.org/10.1109/TCSII.2015.2482618.
- [9] S.A. Zahrai, M. Onabajo, "Review of Analog-To-Digital Conversion Characteristics and Design Considerations for the Creation of Power-Efficient Hybrid Data Converters.", J. Low Power Electron. Appl. 8, 12, (2018).https://doi.org/10.3390/jlpea8020012
- [10] S.Taheri, J. Lin, J. S. Yuan, "Security Interrogation and Defense for SAR Analog to Digital Converter.", *Electronics* 6, 48, (2017).https://doi.org/10.3390/electronics6020048
- [11] J. Kim, B. Sung, W. Kim and S. Ryu, "A 6-b 4.1-GS/s Flash ADC With Time-Domain Latch Interpolation in 90-nm CMOS", *IEEE Journal of Solid-State Circuits* 48, 6, 1429-1441, (2013). https://doi.org/10.1109/JSSC.2013.2252516
- [12] S. Danesh, J. Hurwitz, K. Findlater, D. Renshaw and R. Henderson, "A Reconfigurable 1 GSps to 250 MSps, 7-bit to 9-bit Highly Time-Interleaved Counter ADC with Low Power Comparator Design", *IEEE Journal of Solid-State Circuits* 48, 3, 733-748, (2013).https://doi.org/10.1109/JSSC.2013.2237672
- [13] L. Wang, M. LaCroix and A. C. Carusone, "A 4-GS/s Single Channel Reconfigurable Folding Flash ADC for Wireline Applications in 16-nm FinFET.", *IEEE Transactions on Circuits and Systems II: Express Briefs* 64, 12, 1367-1371, (2017).https://doi.org/10.1109/TCSII.2017.2726063
- [14] F. Márquez, et al., "A novel autozeroing technique for flash Analog-to-Digital converters.", *Integration* 47, 1, 23-29, (2014).https://doi.org/10.1016/j.vlsi.2013.06.002
- [15] Masumeh Damghanian, Seyed Javad Azhari, "A low-power 6-bit MOS CML flash ADC with a novel multi-segment encoder for UWB applications.", *Integration* 57, 158-168, (2017).https://doi.org/10.1016/j.vlsi.2017.01.006
- [16] Y. Wang, M. Yao, B. Guo, Z. Wu, W. Fan and J. J. Liou, "A Low-Power High-Speed Dynamic Comparator With a Transconductance-Enhanced Latching Stage," *IEEE Access* 7, 93396-93403,(2019).https://doi.org/10.1109/ACCESS.2019.2927514.
- [17] A. Khatak, M. Kumar, S. Dhull, "An Improved CMOS Design of Op-Amp Comparator with Gain Boosting Technique for Data Converter Circuits.", *J. Low Power Electron. Appl.* 8, 33, (2018).https://doi.org/10.3390/jlpea8040033.
- [18] B. Hershberg et al., "3.6 A 6-to-600MS/s Fully Dynamic Ringamp Pipelined ADC with Asynchronous Event-Driven Clocking in 16nm," 2019 IEEE International Solid- State Circuits Conference - (ISSCC), San Francisco, CA, USA 68-70, (2019).https://doi.org/10.1109/ISSCC.2019.8662319.
- [19] U. Chio et al., "Design and Experimental Verification of a Power Effective Flash-SAR Sub ranging ADC.", *IEEE Transactions on Circuits and Systems II: Express Briefs* 57, 8, 607-611, (2010).https://doi.org/10.1109/TCSII.2010.2050937
- [20] Young-Deuk Jeon et al., "A dual-channel pipelined ADC with sub-ADC based on flash-SAR architecture.", *Circuits and Systems II: Express Briefs* 59, 741-745. (2012).https://doi.org/10.1109/TCSII.2012.2222837
- [21] Y. Lin et al.," A 9-Bit 150-MS/s Subrange ADC Based on SAR Architecture in 90-nm CMOS.", IEEE Transactions on Circuits and

Systems I: Regular Papers 60, 3, 570-581, (2013).https://doi.org/ 10.1109/TCSI.2012.2215756

- [22] J.I. Lee, J. Song, "Flash ADC architecture using multiplexers to reduce a preamplifier and comparator count.", 2013 IEEE International Conference of IEEE Region 10 (TENCON 2013) 1-4, (2013).https://doi.org/10.1109/TENCON.2013.6718487
- [23] A. Esmailiyan, F. Schembari and R. B. Staszewski, "A 0.36-V 5-MS/s Time-Mode Flash ADC With Dickson-Charge-Pump-Based Comparators in 28-nm CMOS,"*IEEE Transactions on Circuits and Systems I: Regular Papers* 67, 6, 1789-1802, (2020).https://doi.org/10.1109/TCSI.2020.2969804.
- [24] J. Xu, et al., "Low-leakage analog switches for low-speed sample-and-hold circuits", *Microelectronics Journal* 76, 22–27, (2018).https://doi.org/10.1016/j.mejo.2018.04.008
- [25] M. Nazari, L. Sharifi,A. Aghajani, and O. Hashemipour, "A 12-bit high performance current-steering DAC using a new binary to thermometer decoder.", 2016 24 Iranian Conference on Electrical Engineering (ICEE), Shiraz 2016 1919-1924, (2016).https://doi.org/10.1109/IranianCEE.2016.7585835
- [26] H.S. Bindra et al., "A 1.2-V Dynamic Bias Latch-Type Comparator in 65-nm CMOS With 0.4-mV Input Noise.", *IEEE Journal of Solid-State Circuits* 53, 7, 1902-1912, (2018). https://doi.org/ 10.1109/JSSC.2018.2820147
- [27] A. Taghizadeh, Z.D. Koozehkanani, J. Sobhi, "A new high-speed low-power and low-offset dynamic comparator with a current-mode offset compensation technique.", AEU Int. J. Electron. Commun. 81, 163–170, (2018).https://doi.org/10.1016/j.aeue.2017.07.018.
- [28] M. Saberi and R. Lotfi," Segmented Architecture for Successive Approximation Analog-to-Digital Converters.", *IEEE Transactions* on Very Large Scale Integration (VLSI) Systems 22, 3, 593-606, (2014).https://doi.org/10.1109/TVLSI.2013.2246592
- [29] Y. Haga et al., "Design of a 0.8 Volt fully differential CMOS OTA using the bulk-driven technique.", 2005 IEEE International Symposium on Circuits and Systems 1, 220-223, (2005).https://doi.org/10.1109/ISCAS.2005.1464564.
- [30] J. Lagos, B. P. Hershberg, E. Martens, P. Wambacq and J. Craninckx, "A 1-GS/s, 12-b, Single-Channel Pipelined ADC With Dead-Zone-Degenerated Ring Amplifiers," *IEEE Journal of Solid-State Circuits* 54, 3, 646-658, (2019).https://doi.org/10.1109/JSSC.2018.2889680.
- [31] Y. Lim and M. P. Flynn, "A 1 mW 71.5 dB SNDR 50 MS/s 13 bit Fully Differential Ring Amplifier Based SAR-Assisted Pipeline ADC," *IEEE Journal of Solid-State Circuits* 50, 12, 2901-2911, (2015)https://doi.org/10.1109/JSSC.2015.2463094
- [32] B. Murmann, "The successive approximation register ADC: a versatile building block for ultra-low- power to ultra-high-speed applications.", *IEEE Communications Magazine* 54, 4, 78-83, (2016).https://doi.org/10.1109/MCOM.2016.7452270
- [33] T. Ogawa et al., "Non-binary SAR ADC with digital error correction for low power applications," 2010 IEEE Asia Pacific Conference on Circuits and Systems, Kuala Lumpur196-199, (2010).https://doi.org/10.1109/APCCAS.2010.5774747.
- [34] M. Hotta et al., "SAR ADC Architecture with Digital Error Correction.". *IEEJ Trans Elec Electron Eng* 5, 651-659, (2010). https://doi.org/10.1002/tee.20588
- [35] S. Lee, A.P. Chandrakasan and H. Lee, "A 1 GS/s 10b 18.9 mW Time-Interleaved SAR ADC with Background Timing Skew Calibration.", *IEEE Journal of Solid-State Circuits* 49, 12, 2846-2856, (2014).https://doi.org/10.1109/JSSC.2014.2362851
- [36] M. Damghanian and S.J. Azhari, "A novel three-section encoder in a low-power 2.3 GS/s flash ADC.", *Microelectronics J* 82, 71–80, (2018). https://doi.org/10.1016/j.mejo.2018.10.009

- [37] Yi. Shen and Z. Zhu, "Analysis and optimization of the twostage pipelined SAR ADCs.", Microelectronics Journal 47, 1-5, (2016).https://doi.org/10.1016/j.mejo.2015.10.018.
- Rui Ma, Lisha Wang, Dengquan Li, Ruixue Ding, Zhangming Zhu,"A 10-bit 100-MS/s 5.23 mW SAR ADC [38] Rui in 0.18 µm CMOS.", Microelectronics Journal 78, 63-72, (2018).https://doi.org/10.1016/j.mejo.2018.06.007 [39] X. Xin et al.,"A 0.4-V 10-bit 10-KS/s SAR ADC in 0.18 µm CMOS for
- low energy wireless senor network chip.", Microelectronics Journal 83,

- 104–116, (2019).https://doi.org/10.1016/j.mejo.2018.11.017 [40] W. Guo, S. Liu, and Z. Zhu, " An asynchronous 12-bit 50MS/s rail-torail Pipeline-SAR ADC in 0.18 µm CMOS.", Microelectronics Journal 52, 23-30, (2016).https://doi.org/10.1016/j.mejo.2016.03.003
- [41] B. Samadpoor Rikan et al., "A 10-bit 1 MS / s segmented Dual-Sampling SAR ADC with reduced switching energy.", *Microelectronics Journal* 70, 89-96, (2017).https://doi.org/10.1016/j.mejo.2017.11.005