Shared-Semaphored Cache Implementation for Parallel Program Execution in Multi-Core Systems

Adam Milik, Michał Walichiewicz


The paper brings forward the idea of multi-threaded
computation synchronization based on the shared semaphored
cache in the multi-core CPUs. It is dedicated to the implementation
of multi-core PLC control, embedded solution or parallel
computation of models described using hardware description languages.
The shared semaphored cache is implemented as guarded
memory cells within a dedicated section of the cache memory that
is shared by multiple cores. This enables the cores to speed up the
data exchange and seamlessly synchronize the computation. The
idea has been verified by creating a multi-core system model using
Verilog HDL. The simulation of task synchronization methods
allows for proving the benefits of shared semaphored memory
cells over standard synchronization methods. The proposed idea
enhances the computation in the algorithms that consist of
relatively short tasks that can be processed in parallel and
requires fast synchronization mechanisms to avoid data race

Full Text:



Morris Mano, Charles R. Kime and Tom Martin Logic and Computer Design Fundamentals Pearson; 5th edition, 2015.

David A. Patterson and John L. Hennessy Computer Organization and

Design. Morgan Kaufmann; 4th edition, 2011.

William Stallings Computer Organization and Architecture: Designing

for Performance. Pearson; 10th edition, 2015.

David A. Patterson and John L. Hennessy: Computer Architecture: A

Quantitative Approach. Elsevier, Oxford, UK; 6th edition, 2017.

Michael L. Scott: Share-Memory Synchronization. Morgan & Claypool

Publishers, 2013

Nacke, Kai Learn LLVM 12. Packt Publishing, 2021.

Keith D. Cooper, Linda Torczon Engineering Compiler. Morgan Kaufmann;

nd edition, 2011.

Alfred V. Aho, Monica S. Lam, Ravi Sethi, Jeffrey D. Ullman Compilers:

Principles, techniques & tools Addison Wesley; 2nd edition, 2006.

Vivek Sagdeo The Complete Verilog Springer; 1998th edition, 2007.

P. Coussy, D. D. Gajski, M. Meredith and A. Takach An Introduction

to High-Level Synthesis IEEE Design & Test of Computers, vol. 26, no.

, pp. 8-17, July-Aug. 2009, doi: 10.1109/MDT.2009.69.

Robert Love Linux Kernel Development Addison-Wesley Professional;

rd edition, 2010.

Karim Yaghmour, Jon Masters, Gilad Ben-Yossef, Philippe Gerum

Building Embedded Linux Systems O’Reilly Media; 2nd edition, 2008.


  • There are currently no refbacks.

International Journal of Electronics and Telecommunications
is a periodical of Electronics and Telecommunications Committee
of Polish Academy of Sciences

eISSN: 2300-1933